I have used standard SystemVerilog syntax packages but not able to match(with % move the cursor between) these strings. This is in the context of matchit function in Vim(https://www.vim.org/scripts/script.php?script_id=39). The problem seems to be with backtick.
I tried:
\u0060
and
`ifdef\>|`ifndef\>:`endif\>,
but it does not work.